An example in impedance matching

The problem is stated graphically below.



The complete matching problem



The first simplification (combine j205 and j63.2)



<u>The next step – combine j48.4 and –j64.4</u>



Now convert the input parallel circuit to series form

The nodal Q is given by,

$$Q = \frac{193.2}{43.5} = 4.4$$

Then R series is given by,

Rseries =
$$\frac{Rpar}{1+Q^2}$$
 = 8.0 Ohm

Also Xseries is given by,

$$Xseries = Xpar \frac{Q^2}{1+Q^2} = 183.7 \text{ Ohm}$$

This conversion is shown graphically below.



Match 8 Ohms to 50 Ohms using a Type A network

In this case, X1 is assumed to be a capacitor and X2 is an inductor.



The formulas for the matching network are,

Type A network:

$$X1 = \frac{\sqrt{R1R2} - R1\cos S}{\sin S}$$
$$X2 = \frac{\sqrt{R1R2}}{\sin S}$$

Also the phase angle is defined by: = $\pm \cos^{-1} \sqrt{\frac{R1}{R2}} = \tan^{-1} \sqrt{\frac{R2}{R1}} - 1.0$

The phase angle is calculated to be = ± 66 degrees Cos (66) = 0.4 Sin(66) = 0.91

Then,

X2 = -j21.8 and X1 = j18.3

Calculate the matching reactance



From this, the unknown reactance = -j165.4 Thus the matching circuit is a TYPE A, low pass circuit with the calculated parameters.

So we can now show the complete circuit as,



Now to simulate and test the design. As a check, we convert the 50 Ohm load and the 21.8 Ohm reactance to series. This is done by first calculating the Q. Which is,

$$\frac{50}{21.8} = 2.29$$

Then the series equivalent of 50 Ohm is,

Rseries
$$= 7.98$$

$$Xseries = -j18.3$$

This converts the schematic above to,



Note that the -j18.3 reactance cancels the j18.3 reactance leaving 7.98 Ohms matched to 8.0 Ohms at the input. <u>Therefore the signal at point A will be attenutated by 6 dB if the</u> <u>match is almost perfect.</u>

A simulation of the circuit is given below, which shows the attenuation at point A on the schematic A. For a match this point should be attenuated by 6 dB at the frequency of interest, 915 Mhz.



Simulation results from PSPICE

PSPICE .cir file for the simulation

The PSPICE cir file is given below.

R1 in 2 8 11 2 3 31.9n

cm1 3 out 1.05pf cm2 out 0 7.98e-12

rload out 0 50

*input signal

vin in 0 ac 1

.ac oct 100 100 50g .probe .end Note: This technical memorandum was generated by the TechTeam at Signal Processing Group Inc. Signal Processing Group Inc., designs and manufactures highly cost effective analog and RF/wireless ASICs and modules using state of the art semiconductor, PCB and packaging technology. Please contact us at <u>spg@signalpro.biz</u> directly or through our website located at <u>http://www.signalpro.biz</u>.

Dated: November 29th, 2012.